EE 435

Lecture 38

ADC Design

Review from Last Lecture Three-Step Flash ADC with Interstage Gain





Pipelined ADC



Pipelined ADC Stage k



1-bit/Stage Pipeline Implementation







1-bit/Stage Pipeline Implementation



ADC Types

Nyquist Rate

- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Interpolating
- Successive Approximation
- Folded
- Dual Slope

Over-Sampled

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time

Cyclic (Algorithmic) ADC



- Re-use Pipelined Stage
- Small amount of hardware
- Effective thru-put decreases

ADC Types

Nyquist Rate

Over-Sampled

- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Interpolating
- Successive Approximation
- Folded
- Dual Slope

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time



X_{OUT}

Interpolating ADC

- Amplifiers are finite-gain saturating
- Shown for 4-bit
- Clocked comparators usually regenerative
- Reduces Offset Requirements for Comparators



ADC Types

Nyquist Rate

Over-Sampled

- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Interpolating
- Successive Approximation
- Folded
- Dual Slope

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time

SAR ADC



- DAC Controller may be simply U/D counter
- Binary search controlled by Finite State Machine is faster
- SAR ADC will have no missing codes if DAC is monotone
- Not very fast but can be small

ADC Types

Nyquist Rate

Over-Sampled

- Flash
- Pipeline
- Two-Step Flash
- Multi-Step Flash
- Cyclic (algorithmic)
- Interpolating
- Successive Approximation
- Folded
- Dual Slope

- Single-bit
- Multi-bit
- First-order
- Higher-order
- Continuous-time

And Single Slope

Single-Slope ADC

Sometimes Termed Integrating ADC



Falling edge of ϕ synchronous with respect to falling edge of C_{LK}

Can convert asynchronously wrt $C_{\rm CLK}$ or can be a clocked ADC where conversion clock signal is synchronous wrt $C_{\rm CLK}.$

Output valid when comparator output goes low

Note V_{REF} not explicitly shown in ADC architecture

Single-Slope ADC

Operation:

Assume $V_X(t_{CONV})=0$

$$V_{X}(t) = \frac{1}{C} \int_{t_{CONV}}^{t} I_{X} dt = \frac{I_{X}}{C} (t - t_{CONV})$$
(1)



Assume $I_X, V_{REF}, R, C, T_{CLK}$ are selected to satisfy the relationship

$$V_{\text{REF}} = \frac{1}{C} \int_{t_{\text{CONV}}}^{t_{\text{CONV}}+2^{n}} I_{X} dt = \frac{I_{X}}{C} 2^{n} T_{\text{CLK}} \qquad \text{thus} \qquad V_{\text{LSB}} = \frac{V_{\text{REF}}}{2^{n}} = \frac{I_{X}}{C} T_{\text{CLK}} \qquad (2)$$

Comparator will stop counter when $V_X = V_{IN}$ and counter output will be $X_{OUT} = k$

thus
$$V_{X}(t_{CONV} + kT_{CLK}) = V_{IN} + \epsilon$$
 where $0 < \epsilon < V_{LSB}$

It follows from (1) that

$$V_{X}\left(t_{CONV} + kT_{CLK}\right) = \frac{I_{X}}{C}kT_{CLK} = V_{IN} + \varepsilon$$
(3)

And finally from (2) and (3) that

$$V_{\text{IN}} = k \left(\frac{I_{\text{X}}}{C} T_{\text{CLK}} \right) - \epsilon \cong \frac{k}{2^{n}} V_{\text{REF}}$$



Benefits: Very simple structure and can provide a low-cost easy solution for low speed applications

Limitations:

- Process variations make it difficult to satisfy (1)
- C is large and must be off chip
- Linearity of C important (since off-chip)
- Nonlinearity in I_X degrades performance
- R_{OUT} of I_X degrades performance
- Slow
- Not widely used

Options for improving performance:

- Introduce self-calibration cycle to satisfy (1) by trimming I_X or C
- Use high-impedance current source
- Use OP-Amp Based RC integrator



- Output valid when comparator output transitions to Low
- Must set RC time constants and CCLK so output does not saturate
- Shown as noninverting integrator but slight modification will also work with inverting integrator
- Other integrator structures could be used
- Can leave one or more clock cycles between integrate up and integrate down



During ϕ_1 , integrate V_{IN} for time 2ⁿT_{CLK}

At end of integrate up interval,

$$V_{OUT}\left(2^{n}T_{CLK}\right) = \frac{1}{RC}V_{IN}2^{n}T_{CLK}$$

Reset counter at time 2ⁿT_{CLK}

During ϕ_2 , integrate -V_{IN} until comparator goes low and count clock transitions during down integration interval. At time comparator changes states, V_{OUT}=0 and code in counter is k

$$0 = \frac{1}{RC} \int_{t_{CONV}}^{t_{CONV}+2^{n}} T_{CLK} V_{IN} dt - \frac{1}{RC} \int_{t_{CONV+2^{n}}}^{t_{CONV}+2^{n}} V_{REF} dt \qquad \Longrightarrow \qquad \frac{1}{RC} V_{IN} 2^{n} T_{CLK} = \frac{1}{RC} V_{REF} k T_{CLK} V_{REF} dt$$

Solving, obtain:

$$V_{IN} = \frac{k}{2^n} V_{REF}$$



Benefits

- Not dependent upon R, C, or T_{CLK} (provided integrator does not saturate)
- Very simple structure that can give good results and cost can be low
- Inherently monotone

Limitations:

- Capacitor large and likely must be off-chip
- Linearity of capacitor is important (particularly of concern when off-chip)
- Slow
- Not widely used



Noise in electronic devices and components introduce noise in electronic systems

Noise is of major concern in ADCs, DADs, and Op Amps

Beyond the scope of this course to go into lots of details about effects of device noise in these components but will provide a brief introduction



Noise in DACs

Resistors and transistors contribute device noise but what about charge redistribution DACs ?

Noise in resistors:

•
$$v_n(t) R$$

Noise spectral density of $artheta_n(t)$ at all frequencies

S = 4kTR

This is white noise !

- k: Boltzmann's Constant
- T: Temperature in Kelvin

k=1.38064852 × 10⁻²³ m² kg s⁻² K⁻¹

At 300K, kT=4.14 x10⁻²¹

Noise in DACs

Resistors and transistors contribute device noise but what about charge redistribution DACs ?

Noise in linear circuits:

$$v_{n}(t) + T(s)$$

$$\boldsymbol{\mathcal{V}}_{\boldsymbol{\mathrm{OUT}_{RMS}}} = \sqrt{\lim_{T \to \infty} \frac{1}{T} \int_{t=0}^{T} \boldsymbol{\mathcal{V}}_{n}^{2}(t) dt}$$

Difficult to obtain !

Due to any noise voltage source:

$$S_{V_{OUT}} = S_{V_n} \left| T_n \left(j \omega \right) \right|^2$$

Alternately and equivalently:

$$\mathcal{V}_{OUT_{RMS}} = \sqrt{\int_{f=0}^{\infty} S_{VOUT}} df = \sqrt{\int_{f=0}^{\infty} S_{V_n} \left| T_n \left(j\omega \right) \right|^2} df$$

Example: First-Order RC Network



Example: First-Order RC Network



From a standard change of variable with a trig identity, it follows that

$$\mathcal{V}_{n_{RMS}} = \sqrt{\int\limits_{f=0}^{\infty} S_{v_{OUT}} df} = \sqrt{\frac{kT}{C}}$$

- The continuous-time noise voltage has an RMS value that is independent of R
- Noise contributed by the resistor is dependent only upon the capacitor value C
- This is often referred to at kT/C noise and it can be decreased at a given T only by increasing C



"kT/C" Noise at T=300K







Slightly more complicated S/H used for input S/H



This simple structure used in some applications

Actually a Track and Hold Circuit

Noise characteristics of S/H similar to that of these simple samplers

Basic S/H circuit

During Track Mode



When switch is opened to take sample, noise on C is captured on C

This noise becomes input noise to the ADC

Recall noise in resistor modeled as noise voltage source in series with R





If switch opens fast, noise on C due to R is captured as $v_n(kT)$



 $\boldsymbol{\vartheta}_{n}(mT)$ is a discrete-time sequence obtained by sampling continuous-time noise waveform

RMS value of noise input to pipelined ADC is that of the discrete time noise sequence



Theorem 1 If v(t) is a continuous-time zero-mean noise source and $\langle v(kT) \rangle$ is a sampled version of v(t) sampled at times T, 2T, then the RMS value of the continuous-time waveform is the same as that of the sampled version of the waveform. This can be expressed as $v_{_{\rm RMS}} = \hat{v}_{_{\rm RMS}}$

Theorem 2 If v(t) is a continuous-time zero-mean noise signal and $\langle v(kT) \rangle$ is a sampled version of v(t) sampled at times T, 2T, then the standard deviation of the random variable v(kT), denoted as σ_v satisfies the expression $\sigma_v = v = \hat{v}$

From Theorem 1 we obtain the RMS value of the switched capacitor sampler



RMS noise at output of basic SC S/H is independent of R but dependent upon C



Stay Safe and Stay Healthy !

End of Lecture 38